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[571 ABSTRACT 
The present invention is directed to methods and appa- 
ratus relating to an accelerometer electrical signal re- 
corder and playback module. The recorder module may 
be manufactured in lightweight configuration and in- 
cludes analog memory components to store data. Signal 
conditioning circuitry is incorporated into the module 
so that signals may be connected directly from the ac- 
celerometer to the recorder module. A battery pack 
may be included for powering both the module and the 
accelerometer. Timing circuitry is included to control 
the time duration within which data is recorded or 
played back so as to avoid overloading the analog mem- 
ory components. Multiple accelerometer signal record- 
ings may be taken simultaneously without analog to 
digital circuits, multiplexing circuitry or software to 
compensate for the effects of multiplexing the signals. 
10 Claims, 2 Drawing Sheets 
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ACCELERATION RECORDER AND PLAYBACK 
MODULE 
ORIGIN O F  THE INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government of the 
United States of America for governmental purposes 
without the payment of any royalties thereon or there- 
for. 
TECHNICAL FIELD 
The present invention relates to apparatus and 
method for recording machine vibration. More specifi- 
cally, the present invention is directed to a solid state 
analog acceleration recorder and playback module hav- 
ing significant advantages over conventional recorders. 
BACKGROUND ART 
Vibration analysis has been used for years to provide 
a determination of the proper functioning of different 
types of machinery, including rotating machinery and 
rocket engines. A determination of a malfunction, if 
detected at a relatively early stage in its development, 
will allow changes in operating mode or a sequenced 
shut down of the machinery prior to a total failure. 
Such preventative measures result in less extensive and- 
/or less expensive repairs, and can also prevent a some- 
times catastrophic failure of equipment. 
One approach to monitoring the health of machinery 
involves scheduled recording and playback of vibration 
data over time to provide historical mapping of the 
machine using frequency and power spectral density 
analysis. By this process, degradation of machine inter- 
nal components can be identified. Currently, to record 
machine vibration data, the output from an accelerome- 
ter is conveniently first connected to a signal condition- 
ing module. The conditioned accelerometer signal is 
then recorded either on digital magnetic tape, analog 
magnetic tape, or a digital computer system with large 
random access memory. Alternatively, a spectrum ana- 
lyzer may be periodically transported to the machine 
under observation for direct measurements. 
The current method for obtaining machine vibration 
information thus requires the use of bulky and expensive 
instrumentation. It is difficult to transport such sophisti- 
cated equipment without increasing the already sub- 
stantial cost of maintenance of such equipment. There is 
also a significant amount of lost labor time incurred due 
to the difficulties of transporting relatively fragile and 
bulky instrumentation. 
U.S. Pat. No. 4,977,516 to J. E. Shepherd discloses a 
data acquisition device which has the capability to re- 
ceive input simultaneously from a plurality of vibration 
sensors using a microprocessor which stores and pro- 












acquisition devices is the need 20 digitize data prior to 
storing it. Digitized data requires a large amount of 
memory for storage and requires additional circuitry. 60 
Also problems exist where multiple analog inputs are 
needed because they are typically multiplexed prior or 
subsequent to digitizing. Since the machine is rotating, 
compensation must be made for the fact that measure- 
ment signals may not actually be taken simultaneously, 65 
and are generally taken at different points during the 
shaft rotation due to the multiplexing. Such a system 
requires additional softwarehardware to compensate 
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for the time delay which otherwise may result in the 
loss of desired information. As an example of such com- 
pensation, U.S. Pat. No. 4,608,650 to N. S. Kapadia uses 
non-recursive tracking digital filtering to determine a 
peak velocity or displacement of the rotating engine for 
processing sampled accelerometer data. In a different 
operating phase, the Kapadia apparatus determines the 
rotational location of the peak relative to an index or 
reference point on the rotating engine. 
U.S. Pat. No. 4,453,407 to Sat0 et al. discloses a so- 
phisticated system which may be difficult and bulky to 
transport for on-site vibration analysis. 
U.S. Pat. Nos. 4,313,178 to Stem et ai., 4,989,179 to 
R. T. Simko, and 4,627,027 to Rai et al., disclose solid 
state analog memory elements but do not disclose cir- 
cuitry for recording of accelerometer information. Al- 
though R. T. Simko suggests that his analog memory 
storage element may be used to record vibration, he 
does not disclose how this should be accomplished. 
The presently available accelerator recording and 
analysis systems provide valuable information, but they 
are bulky and expensive. Consequently, a need exists for 
improvements in accelerometer recording devices to 
decrease their high cost, as well as their complexity and 
difficulties of transportation logistics. Those skilled in 
the art have long sought and will appreciate the novel 
features of the present invention which solves these 
problems. 
STATEMENT O F  THE INVENTION 
The present invention is directed to a solid state ana- 
log acceleration recorder and playback module that is 
relatively light weight and low in cost. In one preferred 
embodiment, the recorder is battery powered. In this 
embodiment, the battery may conveniently be used to 
supply power to the accelerometer(s). Conditioning 
circuitry is included within the module to condition the 
accelerometer signal prior to storage. This conditioning 
circuitry may include voltage dividers, amplifiers, and 
filters of various types. In a preferred embodiment, 
adjustable components are available in the conditioning 
circuitry to change degrees of signal filtering as re- 
quired. The memory for the recorder is comprised of a 
solid state analog storage chip. This chip may be remov- 
able to thereby allow the recorder module to be built 
into other monitoring equipment with only the storage 
chip itself being removed for playback at another time 
and place. 
With the present invention, there is no need for digi- 
tizing equipment since the analog storage chip stores 
analog signals directly into its memory cells rather than 
digitizing the signals prior to storing. Digitized signals 
require more memory cells per each digitized sample 
than analog signals. For instance, an eight bit sample 
will require eight memory cells per sample as compared 
to an analog memory circuit which requires only one 
memory cell per sample. 
Multiple inputs can be accommodated with this de- 
vice by adding additional memory chips and condition- 
ing circuits without the need for multiplexing circuitry 
and software. This feature makes recording of simulta- 
neous multiple analog signals no more complex and 
difficult than recording a single analog signal since no 
additional circuitry and software is needed for functions 
such as multiplexing, compensation for phase shifts 
caused by the multiplexing, etc. Additional analog 
memory chips may be configured in sequence to in- 
5359,896 
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crease the time duration over which signals can be 
stored. A preferred embodiment analog memory chip 
includes digital addressing which allows for segmenting 
a recording duration. For example, a 16 second duration 
of recording may be broken into four 4 second seg- 
ments. 
A timing circuit is used for control of the analog 
memory chip(s). When activated, the timing circuit in 
turn activates the memory chip to begin recording or 
playing back. Manual switching may be used to activate 
the recording module and/or an automatic controller 
may be used. Data may be recorded at preselected times 
and/or at the occurrence of specific data level trip 
points. The timing circuit includes an adjustment to set 
the duration of the timing or playback operation to 
avoid overloading the analog memory storage chip. A 
timing circuit and/or the end of data control lines on 
individual analog memory chips may be used to provide 
a continuous loop playback. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Other features and intended advantages of the present 
invention will be readily apparent by the references to 
the following detailed description in connection with 
the accompanying drawings, wherein: 
FIG. 1 is a diagrammatic representation of an acceler- 
ometer recorder and playback module in accord with 
the present invention; and 
FIG. 2 is a block diagrammatic representation of a 
multiple channel accelerometer recorder and playback 
module in accord with the present invention. 
While the invention will be described in connection 
with the presently preferred embodiment, it will be 
understood that it is not intended to limit the invention 
to this embodiment. On the contrary, it is intended to 
cover all alternatives, modifications, and equivalents as 
may be included in the spirit of the invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
The present invention is directed to a solid state ana- 
log acceleration recorder and playback module which, 
in a preferred embodiment is battery powered and eas- 
ily transportable for on site recording of accelerometer 
data. 
FIG. 1 discloses, in diagrammatic form, acceleration 
recorder module 10 in accord with the present inven- 
tion. Although specific values or specific types of com- 
ponents are disclosed as preferred embodiment elec- 
tronic components in FIG. 1, it is understood that other 
values/types of components may be used in many in- 
stances. It is also understood that while specific cir- 
cuitry is disclosed, other circuitry may be substituted to 
produce a similar effect or for a similar function. Accel- 
erometer 12 is shown connected to recorder module 10 
and may include various associated circuitry, including 
amplifiers which may be used to increase the acceler- 
ometer output. Power for accelerometer 12 and any 
circuitry associated with accelerometer 12 is supplied 
by battery pack 14. In the present embodiment, battery 
pack 14 includes three nine volt transistor batteries. 
Additional batteries may be used as necessary to power 
supplementary circuitry which may include additional 
features or enhancements of recorder module 10 as 
described hereinafter. Batteries other than nine volt 
transistor batteries may be used although the use these 
batteries provide for a lightweight, easily transportable, 















and on circuit power from battery pack 14. Switch 16 
may be either a manual switch or electronic switch or 
relay depending on the application of recorder module 
10. In this embodiment, 27 volts are applied to acceler- 
ometer 12 through current regulator diode 18 which 
regulates direct current to approximately two to four 
milliamperes in amplitude. Current regulator diode 18 
as shown is a 1N5298 type diode. Capacitor 20, a 1 
microfarad capacitor, is used to filter the 27 volt output 
of battery pack 14 prior to application to 5 volt regula- 
tor 22. A regulated 5 volt output from 5 volt regulator 
22 is further filtered by capacitor 24 which is shown as 
a 22 microfarad capacitor. Circuit power also activates 
a green “power on” indicator in the form of light emit- 
ting diode 26. Resistor 28, shown as 470 ohms, limits 
current through LED 26. Regulated 5 volts is used to 
supply power to recorder module 10 circuitry which 
includes analog storage memory component 30, shown 
as an ISD 1016 integrated circuit, and timer component 
32, shown as a 555 timer integrated circuit. 
Timer component 32, as well as other associated 
timing circuitry, is used to control the period of opera- 
tion of memory component 32 during which analog 
signals from accelerometer 12 are either stored or 
played back. Switch 34 is used to initiate operation of 
timer component 32. Switch 34 may be either a manual 
switch and/or some type of electronic switch which 
may allow for automatic recording such as might occur 
if a trip point is activated in circuitry associated with 
accelerometer 12. Switch 34, which is normally open, 
may be closed to produce zero volts or a “logic low” 
condition at pins 2 and 4 of timer component 32. Resis- 
tor 36, shown with a value of 10 kilo-ohms, limits cur- 
rent which flows through switch 34. A logic low condi- 
tion at pins 2 and 4 causes pin 3, shown connected to 
resistor 44, to go from a logic low condition to a logic 
high condition for a predetermined amount of time 
dependent upon the values of capacitor 38 and variable 
resistor 40. In a preferred embodiment, capacitor 38 has 
a value of 30 micro-farads and variable resistor 40 is a 
ten turn 1 mega-ohm potentiometer. Due to the fact that 
different analog storage memory components have dif- 
ferent storage capacities, the time duration of the pulse, 
or pulse width, produced at pin 3 of timer component 32 
should be adjusted to match the operation of analog 
memory component 30. A visual indication of record- 
ing or playback operation is provided by red light emit- 
ting diode (LED) 42 which is activated so long as a 
logic high condition occurs at pin 3. Resistor 44, shown 
with a value of 270 ohms, limits current through LED 
42. A high logic condition at pin 3 of timer component 
32 also turns on NPN transistor 46 to produce a logic 
low at the collector of transistor 46. This causes a logic 
low condition at the collector of transistor 46 and also a 
logic low condition at the chip enable (CE) and the 
power down (PD) pins of analog storage memory com- 
ponent 30. Resistor 48 limits current flow through tran- 
sistor 46. 
Although an ISD 1016 integrated circuit (i.c.) is dis- 
closed for use as analog memory component 30, other 
analog memory integrated circuits (i.c.’s) may also be 
used depending on the desired duration of the analog 
signal to be recorded and the frequencies of the signal 
anticipated. The ISD 1016 i.c. has enough memory to 
record for a duration of 16 seconds with a bandpass of 
3.4 Khz. An ISD 1020 may be used for a duration of 20 
seconds and has a bandpass of 2.7 Khz. An ISD 1012 is 
also available to record for 12 seconds with a bandpass 
5,359,896 
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of 4.5 Khz. Other analog memory devices may also be pacitor 60 and resistors 56 and 58 may also be used as 
used as available. Memory components may be also be desired. Such conditioning circuitry may include band- 
cascaded to increase the available recording duration. pass filters, cycle counting circuitry, high pass filters, 
Variable resistor 40 is used to set the period of operation low pass filters, etc. and may be similar to circuitry 
of memory component 30 to be less than the total time 5 shown in U.S. Pat. No. 4,977,355 to R. J. Bozeman 
during which memory component 30 Can record Or which is incorporated herein by reference. Incorpora- 
playback to avoid memory ~ ~ ~ r f l o w .  BY Using the ISD tion of filter conditioning circuitry within recorder 
1016 i-c. which has a total memory capacity to allow 16 module 10 reduces noise, interference, and ground loop 
seconds of data to be recorded, the time period is prefer- error which may otherwise occur with separate con& 
ably set at 15 seconds by use of variable resistor 40. The 10 tioning circuitry and recording apparatus. 
record and Playback time Period are both dek-ned Without substantial change in weight, basic circuitry 
by the setting of resistor 40 and are, therefore, of the shown in recorder module 10 may be modified to pro- 
same duration in a preferred embodiment of the present vide additional sophistication as shown in recorder 
invention. If recording time periods are segmented, for module 100. Most blocks shown in FIG. 2 have ando- 
instance, kt0 four 4 second periods, it may, in Some 15 gous counterparts shown in FIG. 1. Analog channels 
cases, be desirable to have an approximate 16 second a-g in FIG. 2 include inputs with associated condition- 
dayback to show trends Or for Other purposes. Digital ing circuits and memory components that are analogous 
counting circuitry and indicating may be to those discussed in connection with FIG. 1. Signal 
used with segmented recording periods so as to indicate conditioning circuits may be used to condi- 
which segments are being used and to coordinate opera- 20 tion multiple analog signals which are applied to input 
tion thereof. While address lines from pins 1-10 of mem- terminals 1w-104g respectively. Each input terminal 
ory component 30 are shown grounded, it is possible to 104a-104g provides a separate signal channel so that 
use memory as an component if, simultaneous recording can be made without the need 
for instance, the circuit is under micro-computer con- 
trol. 
Switch 50 determines whether analog memory com- 
ponent 30 is in a record mode or a playback mode and 
may be either a manual switch as shown or an electronic 
for analog to digital converters, multiplexing circuitry, 
25 compensation software, and so forth. If desired, one 
channel may be used to provide a shaft rotation input 
signal which will be available simultaneously with vari- 
switch. Capacitors 52 and 54 are power filters and each OUS signals for purposes 
have a value of 0.1 micro-farads in a preferred embodi- 30 Or shaft Orientation purposes. Seven input 
mode as determined by switch 50 and timer component 
32, then andog data is played back between 14 
ment. When memory component 30 is in a playback are shown in 2y the number Of 
may be more Or less as desired* memory compo- 
nents 10&-1Mg are shown associated with inputs 
of memory component 30 and ground. An end of data lW-lo4g While One analog memory 
signal @OD) which is 35 component is shown associated with each channel, it 
goes from logic high to logic low as an end of data mark would be possible to have greater numbers of analog 
for external devices such as a spectrum analyzer. ne memory components associated with each channel to 
EOD data line may also be used to transfer data to increase storage capacity Per channel. Outputs 112a-g 
additional cascaded to extend recor&ing/playback are available for external connection to vibration analy- 
time. Memory component 30 may be socket mounted so 40 sis equipment- 
as to be removable from the circuit shown in FIG. 1 Switches 108 b-d, J ;  g. are indicated as associated 
without the need for desoldering by applying heat at a with their respective channels. Many arrangements of 
temperawe high enough to melt solder at the individ- these switches may be made as will be discussed. AS 
ual pins of memory component 30. The advantage of illustrated, switches 10Sb,~,d may be used to allow for 
this feature is that only memory component 30 would 45 Parallel Or s i m u h m ~  operation of channels a-d or 
have to be carried to a playback device located at a may optionally be used to Connect several analog mem- 
more convenient location. This feature could also be O W  components to Channel “a” SO that data storage 
applied to a removable memory board for playback at a capacity may be selectively inCrw~ed for at least one 
more convenient location and which might con& channel. Switches 108 b-d may be moved to the posi- 
either a plurality of individual transducer signal record- 50 tion opposite from that shown in FIG. 2 to COnnect 
ings or perhaps a single more lengthy recording. Multi- their respective analog memory components 106 b-d to 
ple andog memory component circuitry is shown in channel “a”. With proper control signals from timing 
FIG. 2 which is discussed hereinafter. circuit 110, four times as much data may be stored with 
Resistors 56 and 58 are used to attenuate an analog respect to channel “a” as would have been possible 
accelerometer signal from accelerometer circuit 12 and 55 otherwise. Switches 1OsJ;g allow three times as much 
to establish, in a preferred embodiment, a 50 millivolt data to be stored with respect to channel “e” as would 
peak to peak analog signal at pin 20, the analog input have been possible without switching. Alternatively, 
terminal of memory component 30. Resistor 56 has a switches 1OSb-d, f;s may be set for parallel operation of 
nominal value of 47 kilo-ohms and resistor 58 is a 1 all channels. It will be appreciated that other possible 
kilo-ohm potentiometer used for scaling the analog 60 operating modes are also conceivable using these same 
accelerometer signal. Capacitor 60 is used to block switches. On the other hand, it may be more desirable to 
direct current voltage from battery pack 14 entering the use multiple pole switches connecting simultaneously to 
attenuation circuitry formed of resistor 56 and 58. Ca- all or most channels and having only two possible 
pacitor 61, nominally having a value of 1 micro-farad, switch positions to make operation more convenient. It 
blocks D.C. signal components including any offset bias 65 is also possible that switches may be electronically con- 
that may be developed and allows only dynamic signal trolled for operation as desired. Those skilled in the art 
to reach analog signal input 20 of memory component will realize that other arrangements, numbers, and/or 
30. Additional filter conditioning circuitry besides ca- combinations of switches may be used. 




Timing control 110 uses EOD (end of data) lines 114 
for operation of analog memory components 106a-g 
although this is not mandatory since timing signals can 
be generated without the EOD signals. In practice, lines 
114 may be connected directly to each subsequent ana- 
log memory component if it is desired to dedicate the 
circuit to cascade operation. Alternatively, timing con- 
trol 110 may be used for selective connection of lines 
114 as desired. Such selective operation may include a 
cascade mode or a parallel mode or some combination 
of the two with some channels having cascaded mem- 
ory components as desired. As each analog memory 
component reaches capacity, an end of data flag is set 
and applied to the appropriate line 114 which prompts 
timing circuit 110 to initiate operation of a subsequent 
analog memory component via control lines 116. Con- 
trol lines 116 may each comprise several connections to 
each analog memory component since several terminals 
are involved in controlling each analog memory com- 
ponent. At least one or more of EOD lines 114 may also 
be used as an output for use in synchronizing externally 
located vibration analysis machines (not shown). The 
circuit configuration of recorder 110 may be optimized 
with knowledge of specific operating specifications. 
Mode control circuitry may include switches or other 
means to interface to a user for selection and indication 
of the desired operating mode. These controls may be 
rather sophisticated or elementary depending on the 
operating specifications desired. However, even with 
sophisticated operations, the overall weight of recorder 
module 100 will be quite low-typically less than 4 
kilograms due in main to the light weight analog mem- 
ory components and the combined signal conditioning 
components. It may be desirable to have a low power 
CMOS computer chip for use as a combination mode 
control 118 and timing 110 circuit. 
Switch 120 may be used to initiate recording or play- 
back after mode of operation is determined. Switch 120 
may be an electronic switch operated by other control 
circuitry. As well, isolating circuitry 122 may be used to 
receive a control signal from machinery which is being 
observed by controller 124 to automatically initiate 
operation. Controller 124 will typically be physically 
attached to monitoring equipment (not shown) so that 
substantial electrical noise and/or ground loops may 
exist between controller 124 and isolated input 122. By 
using isolated input 122 containing isolating circuitry 
such as optical isolation means, noise and/or ground 
loop problems which may trigger false alarms can be 
greatly reduced. 
The foregoing description of the invention has been 
directed in primary part to a particular, preferred em- 
bodiment in accordance with the requirements of the 
patent statutes and for purposes of illustration. It will be 
apparent, however, to those skilled in the art that many 
modifications and changes in the specifically described 
recorder module 10 or 100 may be made without de- 
parting from the scope and spirit of the invention. For 
instance, individual circuits shown and described may 
be combined into a single circuit or circuit element. 
Therefore, the invention is not restricted to the pre- 
ferred embodiment illustrated but covers all modifica- 
tions which may fall within the spirit of the invention. 
I claim: 
1. A method for recording and playback of an analog 
transducer signal, comprising the following steps: 
conditioning said analog transducer signal by scaling 
said analog transducer signal to form a conditioned 
analog signal; 
placing a solid state analog storage device into a re- 
applying said conditioned analog signal to said solid 
state analog storage device; 
producing a first timing pulse of a predetermined 
duration; 
applying said first timing pulse to said solid state 
analog storage device to enable operation of said 
solid state analog storage device; 
5 cord mode; 
storing said conditioned analog signal; and 
sequentially enabling a plurality of solid state analog 
2. The method of claim 1, further comprising: 
physically separating said solid state storage device 
from electrical connections to said conditioned 
analog signal for playback at another location. 
3. The method of claim 1, wherein the step of apply- 
actuating a timing circuit with a digital control signal. 
4. The method of claim 3, further comprising the step 
optically isolating said digital control signal. 
5. The method of claim 1, further comprising the step 
supplying electrical power to an analog transducer 
with a battery pack for production of said analog 
transducer signal. 
6. The method of claim 1, further comprising the step 
simultaneously conditioning a plurality of analog 
transducer signals to form a plurality of condi- 
tioned analog transducer signals; and 
applying said first timing pulse to a plurality of solid 
state analog storage devices for simultaneous re- 
cording respective ones of said plurality of condi- 
tioned analog transducer signals. 
7. The method of claim 6, further comprising the step 
storing signals applied to said plurality of solid state 
analog storage devices during said first timing 
pulse. 
storage devices. l5 








8. The method of claim 7, further comprising: 
applying analog signals from said plurality of solid 
state analog storage devices to a plurality of output 
terminals. 
9. A method for recording and playback of an analog 
signal from an analog transducer with a recorder mod- 
ule, comprising the following steps: 
placing a solid state analog storage device into a re- 
producing a first timing pulse; 
applying said first timing pulse to said solid state 
analog storage device; 
applying said analog signal from said analog trans- 
ducer to said solid state analog storage device; 
storing said analog signal in said solid state analog 
storage device; and 
sequentially enabling a plurality of solid state analog 
10. The method of claim 9, further comprising the 
supplying electrical power to said analog transducer 
with a battery pack for production of said trans- 





60 storage devices. 
step of: 
65 ducer signal, and 
with said battery pack. * * * * *  
